
# CS527 Software Security Mitigations

Mathias Payer

Purdue University, Spring 2018

# Model for Control-Flow Hijack Attacks



# Widely-adopted defense mechanisms

- Hundreds of defense mechanisms were proposed.
- Only few mitigations were adopted.
- What factors increase chances of adoption?
  - Mitigation of the most imminent problem.
  - (Very) low performance overhead.
  - Fits into the development cycle.

## How do you get your mitigation ignored?

- Require source code changes.
- Have complicated dependencies.
- Result in large slowdown or have terrible worst-case outliers.
- Patent your defense mechanism and try to sell it.

# Deployed mitigations

- Data Execution Prevention
- Address Space Randomization
- Stack Canaries
- Safe Exception Handling
- Fortify Source

# Data Execution Prevention (DEP)

- ISAs (e.g., x86, ARM) did not distinguish between code and data.
- Any data in the process could be interpreted as code (code injection: an attacker redirects control-flow to a buffer that contains attacker-controlled data as shellcode).
- Defense assumption: if an attacker cannot inject code (as data), then a code execution attack is not possible.

#### DEP

- Page table extension, introduce NX-bit (No eXecute bit).
  - Intel calls this per-page bit XD (eXecute Disable)
  - AMD calls it Enhanced Virus Protection
  - ARM calls it XN (eXecute Never).
- This is an additional bit for every mapped virtual page. If the bit is set, then data on that page cannot be interpreted as code and the processor will trap if control flow reaches that page.

## Old school page table




Figure 2

## Old school page table entry

Bit	Interpretation
0 (P)	Present; must be 1 to map a 4-KB page
1 (R/W)	Read/write; if 0, writes may not be allowed
2 (U/S)	User/supervisor; if 0 access with CPL=3 not allowed
3 (PWT)	Page-level write-through
4 (PCD)	Page-level cache disable
5 (A)	Accessed
6 (D)	Dirty
7 (PAT)	Page Attribute Table (PAT) indicator or reserved (0)
8 (G)	Global
11:9	Ignored
31:12	Physical address of the 4-KB page
According to	o Intel 64 and IA-32 manual 3A. Table 4-6.

See, no distinction between code and data!

#### Physical Address Extension (PAE) page table Linear address: 24 23 31 16 | 15 12 page-directorypage directory pointer table Dir.Pointer entry page table Dir.Pointer 64 bit PD 4K memory page entry entry Dir.Pointer entry Dir.Pointer entry 64 bit PT entry 32\* CR3 \*) 32 bits aligned to a 32-Byte boundary

Figure 3

## PAE page table entry

Bit	Interpretation	
0 (P)	Present; must be 1 to map a 4-KB page	
1 (R/W)	Read/write; if 0, writes may not be allowed	
2 (U/S)	User/supervisor; if 0 access with CPL=3 not allowed	
3 (PWT)	Page-level write-through	
4 (PCD)	Page-level cache disable	
5 (A)	Accessed	
6 (D)	Dirty	
7 (PÁT)	Page Attribute Table (PAT) indicator or reserved (0)	
8 (G)	Global	
11:9	Ignored	
(M-1):12	Physical address of the 4-KB page	
62:M	Reserved (0)	
63 (XD)	If IA32_EFER.NXE = 1, execute-disable if 1	
According t	According to Intel 64 and IA-32 manual 3A, Table 4-11.	

Mathias Payer

#### x86-64 page table




Figure 4

# x86-64 page table entry


Bit	Interpretation
0 (P)	Present; must be 1 to map a 4-KB page
1 (R/W)	Read/write; if 0, writes may not be allowed
2 (U/S)	User/supervisor; if 0 access with CPL=3 not allowed
3 (PWT)	Page-level write-through
4 (PCD)	Page-level cache disable
5 (A)	Accessed
6 (D)	Dirty
7 (PAT)	Page Attribute Table (PAT) indicator or reserved (0)
8 (G)	Global
11:9	Ignored
(M-1):12	Physical address of the 4-KB page
51:M	Reserved (0)
62:52	Ignored
63 (XD)	If IA32_EFER.NXE = 1, execute-disable if 1

#### Alternate approaches

- Not all hardware supports PAE
- ExecShield by Ingo Molnar used code segment restrictions to limit code execution on x86 for Linux.
- OpenBSD's W<sup>X</sup> follows the same idea.
- PaX, also for Linux, is ExecShield on steroids with significant remapping of code region (and may break applications).

#### DEP changes to the address space

# No defenses



## **DEP**




Figure 5

#### **DEP** summary

- Generally non-HW approaches result in high(er) overhead.
- Hardware enabled mitigation to be used generally and widely.
- Stops any code injection.

# Address Space Randomization (ASR)

- Successful control-flow hijack attacks depend on the attacker overwriting a code pointer with a known alternate target.
- ASR changes (randomizes) the process memory layout.
- If the attacker does not know where a piece of code (or data) is, then it cannot be reused in an attack.
- Attacker must first learn or recover the address layout.

## Challenges for ASR

- Information leakage (e.g., through side channels)
- Brute forcing a secret value
- Rerandomization (for long running processes)

#### **ASR** effectiveness

The security improvement of ASR depends on (i) the entropy available for each randomized location, (ii) the completeness of randomization (i.e., are all objects randomized), and (iii) the lack of any information leaks.

#### Candidates for randomization

- Trade-off between overhead, complexity, and security benefit.
- Randomize start of heap
- Randomize start of stack
- Randomize start of code (PIE for executable, PIC each library)
- Randomize mmap allocated regions
- Randomize individual allocations (malloc)
- Randomize the code itself, e.g., gap between functions, order of functions, basic blocks, . . .
- Randomize members of structs, e.g., padding, order.

Different forms of fine-grained randomization exist. Software diversity is a related concept.

## Address Space Layout Randomization (ASLR)

ASLR is a practical form of ASR


- ASLR focuses on blocks of memory
- Heap, stack, code, executable, mmap regions
- ASLR is inherently page-based

#### ASLR entropy

- Entropy of each section is key to security (if all sections are randomized).
- Attacker follows path of least resistance, i.e., targets the object with the lowest entropy.
- Early ASLR implementations had low entropy on the stack and no entropy on x86 for the main executable (non-PIE executables).
- Linux (through Exec Shield) uses 19 bits of entropy for the stack (on 16 byte period) and 8 bits of mmap entropy (on 4096 byte period).

#### ASLR changes to the address space

## No defenses



## **ASLR**





Figure 6

#### ASLR and DEP changes to the address space

## No defenses



# **DEP & ASLR**




Figure 7

#### Stack canaries

- Early attacks relied on a stack-based buffer overflow to inject code.
- Memory safety would mitigate this problem but adding full safety checks is not feasible due to high performance overhead.
- Instead of checking each dereference to detect arbitrary buffer overflows we can add a check for the integrity of a certain variable.
- Assumption: we only prevent RIP control-flow hijack attacks.
- We therefore only need to protect the integrity of the return instruction pointer.

Key insight: buffer overflows only possible if pointer arithmetic is involved.

#### Stack canaries

- Place a canary after a potentially vulnerable buffer
- Check the integrity of the canary before the function returns.
- The compiler may place all buffers at the end of the stack frame and the canary just before the first buffer. This way, all non-buffer local variables are protected as well.
- Limitation: the stack canary only protects against continuous overwrites iff the attacker does not know the canary.
- Iff the attacker knows the secret or the attacker uses a direct overwrite then the defense is not effective.
- An alternative is to encrypt the return instruction pointer by xoring it with a secret.

## Stack protector: code

```
char unsafe(char *vuln) {
  char foo[12];
  strcpy(foo, vuln);
 return foo[1];
int main(int ac,
    char* av[]) {
  unsafe(argv[0]);
 return 0;
```

## Stack protector: without

```
push
       %rbp
       %rsp,%rbp
mov
sub
       $0x20, %rsp
       %rdi,-0x18(%rbp)
mov
       -0x18(\%rbp), \%rdx
mov
       -0x10(%rbp), %rax
lea
       %rdx,%rsi
MOV
       %rax.%rdi
mov
       400410 <strcpy@plt>
callq
movzbl -0xf(%rbp), %eax
leaveq
retq
```

#### Stack protector: enabled

```
%rbp; mov %rsp,%rbp
push
       $0x30, %rsp
sub
       %rdi,-0x28(%rbp)
mov
      %fs:0x28,%rax
mov
      %rax,-0x8(%rbp)
mov
    %eax,%eax
xor
       -0x28(\%rbp), \%rdx
mov
       -0x20(%rbp), %rax
lea
      %rdx,%rsi
mov
mov %rax,%rdi
callq <strcpy@plt>
movzbl -0x1f(%rbp), %eax
       -0x8(\%rbp),\%rcx
mov
      %fs:0x28.%rcx
xor
jе
     <011t.>
callq < stack chk fail@plt>
out:
```

#### Stack protector: added code

```
Prologue:
```

```
%fs:0x28,%rax
mov
       %rax,-0x8(%rbp)
mov
       %eax,%eax
xor
Epilogue:
       -0x8(\%rbp),\%rcx
mov
       %fs:0x28,%rcx
xor
jе
       <011t>
callq <__stack_chk_fail@plt>
out:
```

leaveq ret

# Safe Exception Handling (SEH)

- Exceptions are a way of indirect control flow transfer in C++
- A safe alternative to setjmp/longjmp or goto
- Make control-flow semantics explicit in the programming language.
- Exceptions allow handling of special conditions.
- Exception-safe code safely recovers from thrown conditions.

#### Exceptions in C++

```
double div(double a, double b) {
   if (b == 0)
      throw "Division by zero!";
   return (a/b);
try {
  result = div(foo, bar);
} catch (const char* msg) {
  . . .
```

#### Exception implementation

- Exception handling requires support from the code generator (compiler) and the runtime system (libc or libc++).
  - Implementation is compiler specific (libunwind for LLVM)
- There are two fundamental approaches: (a) inline exception information in stack frame or (b) generate exception tables that are used when an exception is thrown.

#### Inline exception handling

- The compiler generates code that registers exceptions whenever a function is entered.
- Individual exception frames are linked across stack frames.
- When an exception is thrown, the runtime system traces the chain of exception frames to find the corresponding handler.
- This approach is compact but results in overhead for each function call (as metadata about exceptions has to be allocated).

#### Exception tables

- Code generation emits per-function or per-object tables that link instruction pointers to program state with respect to exception handling.
- Throwing an exception is translated into a range query in the corresponding table, locating the correct handler for the exception.
- These tables are encoded very efficiently. This encoding may lead to security problems.

## Windows exception handling

Microsoft Windows uses a combination of tables and inlined exception handling. Each stack frame records (i) unwinding information, (ii) the set of destructors that need to run, and (iii) the exception handlers if a specific exception is thrown.

When entering a function, a structured exception handling (SEH) record is generated, pointing to a table with address ranges for try-catch blocks and destructors. Handlers are kept in a linked list:

```
typedef struct _EXCEPTION_REGISTRATION_RECORD {
   struct _EXCEPTION_REGISTRATION_RECORD *Next;
   PEXCEPTION_ROUTINE Handler;
} EXCEPTION_REGISTRATION_RECORD,
   *PEXCEPTION_REGISTRATION_RECORD;
```

## Attacking Windows exception handling

- An attacker may overwrite the first SEH record on the stack and point the handler to the first gadget.
- Microsoft developed two defenses: SAFESEH and SEHOP.
- SafeSEH forces the compiler to generate a list of allowed targets. If a record points to an unknown target it is rejected.
- SEHOP initializes the chain of registration records with a sentinel. If the sentinel is not present, the handler is not executed.
- What are the limitations of these defenses?

#### GCC exception handling

- GCC encodes all exception information in external tables.
- When an exception is thrown, the tables are consulted to learn which destructors need to run and what handlers are registered for the current IP location.
- This results in less overhead in the non-exception case (as additional code is only executed on-demand but otherwise jumped over.
- The information tables can become large and heavyweight compression is used, namely an interpreter that allows on-the-fly construction of the necessary data.
- Interpreter can be (ab-)used for Turing-complete execution

See James Oakley and Sergey Bratus, Exploiting the Hard-Working DWARF, WOOT'11.

# Fortify source: format strings

- Format strings allow to generate formatted output.
- Format strings also allow to write to memory through %n.
- Format strings allow to jump over arguments and access stack slots out-of-bounds through, e.g., %2\$hn.
- Format strings can be bad. Don't let the user control the first argument to printf.

## Format string mitigations

- Deprecate use of %n (Windows); this is the sane option.
- Add extra checks for format strings (Linux):
  - Check for buffer overflows if possible.
  - Check if the first argument is in a read-only area.
  - Check if all arguments are used.
- Linux checks the following functions: mem{cpy,pcpy,move,set}, st{r,p,nc}py, str{,n}cat, {,v}s{,n}printf.

## Fortify source (buffers)

The GCC/GLIBC patch distinguishes between four cases:

- Known correct: do not check.
- Not known if correct, but checkable (i.e., compiler knows length of target): do check.
- Known incorrect: compiler warning, do check.
- Not known if correct, not checkable: no check, overflows may remain undetected.

# Summary and conclusion

- Several defense mechanisms have been adopted in practice.
   Know their strengths and weaknesses.
- Data Execution Prevenention stops code injection attacks, but does not stop code reuse attacks.
- Address Space Randomization is probabilistic, shuffles memory space, prone to information leaks.
- Stack Canaries is probabilistic, does not protect against direct overwrites, prone to information leaks.
- Safe Exception Handling protects exception handlers. Reuse remains possible.
- Fortify source protects static buffers and format strings.